Abstract-In this paper a new approach is proposed to increase the performance of the operation of error control on data transmission. Specifically, a hardware structure for parallel Cyclic Redundancy Check (CRC) calculation is developed to speed up the error control operation of data transmission. Based on a study of the properties of both CRC and Check Sum (CS) a new error detecting scheme is developed which combines CRC and CS. Also it is shown that the proposed error detecting scheme ensures high reliability and performance of the error control operation on data transmission in comparison to CRC alone.
achieve high effectiveness of the error control operation on data transmission it is necessary to intermix two fundamental components which are reliability and performance of error detection.
The increase of the requirements for the performance of the hardware implementation of the error control algorithm has the consequence of not increasing the effectiveness (speed and reliability) of the CRC which is the most common in practice sequential method for error detection [1] , [8] , [11] .
One solution to the above problem of effective error control during data transmission is to develop a new approach and proper hardware implementation of error control, which would ensure reliability level of error detection close to CRC and also high performance of the error control operation based on hardware parallel processing [11] . Thus, the above problem of realizing the error control operation in data-transmission systems is practically very important and requires attention for the current and future technological developments in computer networks, in telecommunications systems, and in military applications. Especially, for the military we can mention the application in the weapon control systems where strong electromagnetic interferences may become sources of errors in one case during data transmission among the components of the system due to their nature of operation, and in an other case during channel transmission between the computer control weapon system components especially in ships and aircraft.
II. ANALYSIS OF THE CURRENT SITUATION FOR ERROR CONTROL IN THE HIGH-SPEED CHANNELS FOR
DATA TRANSMISSION
In the current buses (USB, PCI) of computer systems the information is transmitted by blocks, which can be divided into symbols. Let the transmitted data block В consist of m-bits, i.e., ∈ .
To ensure the reliability of the data transmission two base technologies are used: One is the Forward Error Correction (FEC) with the application of correcting codes and the other is the Automatic Repeat Request (ARQ) which is implemented by repeating the transfer automatically in case of error detection [4] , [9] , [10] . The use of the FEC technology transmits the control code after each symbol is transmitted, while the ARQ technology transmits the control code only after the entire block is transmitted.
The main advantage of the ARQ technology is that the error detection is performed faster and it is simpler in comparison to the error correction which is performed with the FEC technology. With the use of the ARQ technology the size of the transmitted control information in the transmission line is substantially less.
In the wired connections for data transmission the rate of the appeared errors is relatively small and therefore for error-free transmission predominantly the ARQ technology is preferred [4] , [9] , [10] .
Such lines of data transmission correspond to the theoretical model of binary symmetrical channel. According to this model the probability of error appearance with different multiplicity obeys the law of binomial distribution. In practice, for the transmission of the block, this means that the absence of errors is most probable and the probability of errors decreases with an increase in their multiplicity [5] .
The most reliable method of block error control for data transmission is the CRC method. This method reveals all errors of odd multiplicity and all dual errors during the transmission of the data block [1, 7] . Apart from this, the CRC method guarantees the detection of errors which are localized within the block fragment with length less than the degree of the CRC polynomial. The probability of the errors of even multiplicity larger than two which are not revealed by the CRC method is 
where τ is the rate of the signal transmission channel.
The increase of speed for error control using the CRC method can be achieved by working with several bits simultaneously within the same block [2] , [3] . However, the complexity of the matrix transformation, which realizes this approach, grows exponentially with the increase in the number of bits used simultaneously.
Seldom, for the detection of errors during data transmission, the Check Sum (CS) method is used since it possesses smaller reliability in comparison to the CRC method. With the CS method it is possible to reveal all errors of odd multiplicity, but dual errors are not revealed with probability 1/ P n = [6] . The probability of not detecting the errors with even and larger than two multiplicity decreases with an increase in the number of the multiplicity. For the case of d multiple errors the probability of not detecting these errors is proportional to
The relatively low reliability of error detection for the CS method of small but even multiplicity is caused by the ineffectiveness of the coding of the single errors [1] , [7] , [8] , [12] .
Known modifications for the CS method of error detection which use special coding of CS components to increase the reliability in case of small multiplicity are presented in [1] , [3] , [7] , [8] , [11] , [12] . However, regarding the criterion of reliability these CS modifications are inferior to the CRC method.
The use of the CS method practically does not set limitations on the speed of the calculation of the control code since the structure of its operations allows their parallel hardware implementation. This provides the potential for error control in the transmission rate if xor t τ ≤ .
As a result the CRC and CS methods presented above each implemented alone do not ensure the high reliability of error detection and performance of the control operations which are required for the current and future rate of the data transmission.
The purpose of this paper is to develop a new method for error control, which satisfies both the high reliability of error detection and the fast performance of the error control operations based on parallel hardware implementation of the execution of control functions during the rate of the data transmission. This new method consists of three approaches. The first one presented in section 3 is the parallel CRC calculation using precomputation tables. The second approach presented in section 4 is the combined use of both CRC and CS codes in which the error control is applied to sub blocks of the transmitted data block using the CRC method in every sub block and in parallel and the final control code is formed using the CS method. The third approach presented in section 5 is the combined use of both CRC and CS codes in which the error control is applied to symbols of the transmitted data block using a modification of the CS method for every symbol and the final control code is formed using the CRC method in parallel at the CS results of the symbols.
The following table summarizes all the basic nomenclature (indices) used through out the paper for the transmitted data block B: m -length (bits) of the transmitted data block B; n -length (bits) of every symbol; t -number of the symbols, d -multiplicity of errors, h -number of sub blocks, q -length (bits) of each sub block, k -degree of the CRC polynomial.
III. PARALLEL CRC CALCULATION USING PRECOMPUTATION TABLES
The parallel processing which is connected with the calculation of the CRC control code increases exponentially the architecture complexity depending on the number of simultaneously workable single bits of information in each data block B [5] , [11] .
The large growth of technology of constant memories gives the possibility of real help for the rapid calculation of the CRC control code based on the use of precomputed tables. It is well known that for every binary n bit length code 
For example, the base polynomial ( ) G X of the standard CRC-16 is
According to the property of the division of polynomials on Galoise fields, ( ) K X can be presented in the form of XOR of all the remainders of the divisions of the nonzero components of ( ) B X to the base polynomial ( ) G X as follows:
The above expression (2) can be used as a theoretical base for designing an architecture for parallel calculation of the CRC control code.
The control code K of the data block В is decomposed into h parts, each of size q-bits, which are the sub-block S 1 ,S 2 ,…,S h , where q=m/h. Every sub-block S i includes bits of the data block B at intervals every h bits: S i ={b i ,b i+h ,…,b m-h+i }, i∈{1,…,h}.
Correspondently, the S i bits appear with the rate τ/h, which is by h times less than the channel rate τ.
For example in case h=4 the architecture of calculating the CRC control code with parallel calculation of 4 predetermined control codes is presented in Figure 1 . The proposed architecture contains a counter of the number h of the sub-blocks called СNSB, an h -bits length Fragment Register (FR), h sub-blocks of table memory Т1,…, Тh, h logical AND gates each containing k elements, an XOR block element with h+1 inputs, and finally one Control Code Register (CCR) which forms the control code.
The cumulative size of the table memory as presented in the proposed architecture is of 2 m cells, each of size k -bits. The total memory capacity of tables in proposed architecture is 2m k-bits word.
IV. COMBINED USE OF CRC AND CS CODES USING SUB BLOCKS OF THE TRASMITTED DATA BLOCK
The objective of this research is to combine the use of CRC and CS control codes in order to achieve high performance with reliability for error detection and control calculation during data transmission.
In this approach the control code for the data block В is decomposed into h parts, each of size q-bits, which are the subblock S 1 ,S 2 ,…,S h , where q=m/h and thus { , ,..., }
. Then the bits for each sub-block S i are transmitted in the communication line with rate τ/h, which as previously mentioned is h times less than the rate τ of the transmitted data block B.
It is noted that the indices h and m for the number of subblocks and bits of the data block B, respectively, satisfy the relation h<m. With k we denote the degree of the selected base CRC polynomial G.
The structure of the data block B with m=256 bits and its decomposition into h=4 sub-blocks each with q=64 bits is shown on Figure 2 . As presented in figure 2 above, for each sub-block S 1 ,S 2 ,…,S h of the transmitted data block B we calculate the particular CRC codes U 1 ,U 2 ,…,U h which are the k-bits remainders of the division between each sub-block polynomial S 1 (X),S 2 
(X),…,S t (X) by the base CRC polynomial G(X).
We also calculate the bit parity: r j =b i ⊕b i+h ⊕…⊕b m-h+i for every transmitted sub-block S i . The particular control code Q i for each i th sub-block S i is formed as the concatenation of its CRCcode U i with its parity bit r i , i.e., Q i =U i ||r i , giving its size of k+1 bits. The other part of the control code D B of the data block B is formed as the concatenation of the k -bits of the code H and the bit parity r 0 : D B = H||r 0 . The code H is formed as the XOR of all the U 1 ,U 2 ,…,U h and the parity r 0 is formed as the XOR of all the r 1 ,r 2 ,…,r h of the sub-blocks. , then the error in odd multiplicity is always detected. The case of double error appearing in two bits in sub-block S i , according to the CRC properties [1] gives one change in the corresponding remainder U i . Consequently, the control code D B change, which means that such type of errors are always detected.
In the sequel we will show that all the rest errors during the transmission of the data block B are not detected with E is the error vector of size q -bits with the particular bit in error set to 1 and the rest bits not in error set to 0.
In case the i th sub-block S i is transmitted without error then E i =0. According to the properties of the remainder of the division by prime polynomial [5] , for each sub-block S j the following holds:
In this way any change ΔH of the H control code can be presented as follows:
According to the properties of the remainder of the division by prime polynomials [5] which has size (k+1) -bits, each bit having value 0 or 1 with equal probability. The probability for the control code D B of the data block B not to change at the appearance of an error, i.e., ΔD B =0, has the value of ( 1) 2 k − + , which is what we were intended to prove.
In this way the probability of not detecting all the errors of even multiplicity except the double errors in some sub-block S i is ( 1) 2 k − + . This means that all the errors apart from the double errors are detected with the proposed architecture of error control approach with probability value larger than the one achieved by the CRC code alone.
To guarantee the detection of all the double errors, the proposed combined CRC and CS architectural error control approach for the transmission of data block B can be modified in the following way. The control code D B of the data block B is the result of the AND logical operation of the H, r 0 and L codes, i.e., D B =H||r 0 ||L, where the At the appearance of double errors during the transmission of data block B created by one bit of different sub-blocks S l and S t , where l and t∈{1,…,h}, l≠t, change their r l and r t parity bits, respectively. The ΔL change of the code L is the XOR result of all the l and t binary numbers, i.e., ΔL=l⊕t. From the above it is obvious that the XOR result of all the changed ΔD B codes of the data block B is not equal to 0. This means that the probability that the errors in codes of even multiplicity will always be detected. Since every bit of the sub-block particular control code is equal to one with probabilities 0.5, then it is obvious that every k+1+log 2 h bit control code of the data block B will also be equal to one with probabilities 0.5, too. This means that the probability of not detecting the error of even multiplicity larger than 2 is equal to 2 ( 1 log )
In this way, the reliability of the proposed combined CRC and CS architectural error control approach for the transmission of the data block B is larger than the reliability of the CRC alone, as well as the performance of the error control are h times larger than the performance of the CRC alone.
V. COMBINED USE OF CRC AND CS CODES USING SYMBOLS OF THE TRANSMITTED DATA BLOCK
The second approach of implementing the combined CRC and CS for error control uses n-bits symbols X={x 1 ,x 2 ,…,x In this way the proposed linear transformation provides always the change of code Υ t in odd or even number of symbols X t . If the degree k of the selected CRC base polynomial is larger than n symbols, i.e., X t : k > log 2 n, then the change of code Y t will always bring a change in the CRC control code.
This means that the proposed approach always allows the detection of errors of odd multiplicity and double errors which appear in the transmission of the data block B. Also in the proposed approach the reliability in the line of the data transmission which corresponds to the theoretical model of binary symmetrical channel is near the reliability provided by the CRC.
Also the calculation of the error control code is executed faster compared to the CRC. The error control in the rate of data transmission should be executed in less complexity compared to (1): n t t sh xor 2 log 2 τ < + ⋅ (7) As an example the time to implement the error control in a 32-bits bus PCI (n=32), is decreased 5 times compared to the CRC.
VI. CONCLUSION
The above analyses have shown that the efficiency of error control during the data transmission with the use of CRC, which is the most practical way of error detection, does not allow in contemporary very high speed channels of electronic systems and communications for the error control to be implemented at the rate of data transmission.
To increase the efficiency of error control during the data transmission using the CRC code an architecture is proposed which can be hardware implemented in parallel based on precomputed memory tables.
The study has showed that the possibility of increasing the efficiency of error control in data transmission using the proposed combined CRC and CS architectural error control approach is feasible which also allows for the parallel calculation in hardware level. The two presented combined CRC and CS architectural error control approaches result in the detection of three different types of errors which ensure high performance due to parallel implementation with a degree of reliability very close to that of CRC alone.
However, expressions (4) and (7) validate the theoretical increase of speed for error control detection. To obtain a more reliable estimation of the effectiveness of the three proposed approaches hardware simulations have been implemented in Altera FPGA architectures using VHDL. These simulations have shown that the real increase in performance is 20-30 % lower than the corresponding theoretical one.
Overall the proposed combined CRC and CS architectural error control approaches ensure high reliability level and high performance of error control in the rate of the data transmission which can be used in high speed information systems and networks especially in military applications where the needs are for high level security on data integrity in different communication systems.
